<html xmlns:v="urn:schemas-microsoft-com:vml" xmlns:o="urn:schemas-microsoft-com:office:office" xmlns:w="urn:schemas-microsoft-com:office:word" xmlns:m="http://schemas.microsoft.com/office/2004/12/omml" xmlns="http://www.w3.org/TR/REC-html40"><head><meta http-equiv=Content-Type content="text/html; charset=utf-8"><meta name=Generator content="Microsoft Word 15 (filtered medium)"><!--[if !mso]><style>v\:* {behavior:url(#default#VML);}
o\:* {behavior:url(#default#VML);}
w\:* {behavior:url(#default#VML);}
.shape {behavior:url(#default#VML);}
</style><![endif]--><style><!--
/* Font Definitions */
@font-face
{font-family:"Cambria Math";
panose-1:2 4 5 3 5 4 6 3 2 4;}
@font-face
{font-family:Calibri;
panose-1:2 15 5 2 2 2 4 3 2 4;}
@font-face
{font-family:Tahoma;
panose-1:2 11 6 4 3 5 4 4 2 4;}
@font-face
{font-family:Georgia;
panose-1:2 4 5 2 5 4 5 2 3 3;}
/* Style Definitions */
p.MsoNormal, li.MsoNormal, div.MsoNormal
{margin:0in;
margin-bottom:.0001pt;
font-size:11.0pt;
font-family:"Calibri",sans-serif;}
a:link, span.MsoHyperlink
{mso-style-priority:99;
color:blue;
text-decoration:underline;}
a:visited, span.MsoHyperlinkFollowed
{mso-style-priority:99;
color:purple;
text-decoration:underline;}
p.msonormal0, li.msonormal0, div.msonormal0
{mso-style-name:msonormal;
mso-margin-top-alt:auto;
margin-right:0in;
mso-margin-bottom-alt:auto;
margin-left:0in;
font-size:11.0pt;
font-family:"Calibri",sans-serif;}
span.EmailStyle18
{mso-style-type:personal;
font-family:"Calibri",sans-serif;
color:windowtext;}
span.EmailStyle19
{mso-style-type:personal;
font-family:"Calibri",sans-serif;
color:windowtext;}
span.EmailStyle21
{mso-style-type:personal;
font-family:"Calibri",sans-serif;
color:windowtext;}
span.EmailStyle22
{mso-style-type:personal-compose;
font-family:"Calibri",sans-serif;
color:windowtext;}
.MsoChpDefault
{mso-style-type:export-only;
font-size:10.0pt;}
@page WordSection1
{size:8.5in 11.0in;
margin:1.0in 1.0in 1.0in 1.0in;}
div.WordSection1
{page:WordSection1;}
/* List Definitions */
@list l0
{mso-list-id:527066271;
mso-list-template-ids:68866808;}
@list l0:level1
{mso-level-number-format:bullet;
mso-level-text:;
mso-level-tab-stop:2.0in;
mso-level-number-position:left;
margin-left:2.0in;
text-indent:-.25in;
mso-ansi-font-size:10.0pt;
font-family:Symbol;}
@list l0:level2
{mso-level-number-format:bullet;
mso-level-text:;
mso-level-tab-stop:2.5in;
mso-level-number-position:left;
margin-left:2.5in;
text-indent:-.25in;
mso-ansi-font-size:10.0pt;
font-family:Symbol;}
@list l0:level3
{mso-level-number-format:bullet;
mso-level-text:;
mso-level-tab-stop:3.0in;
mso-level-number-position:left;
margin-left:3.0in;
text-indent:-.25in;
mso-ansi-font-size:10.0pt;
font-family:Symbol;}
@list l0:level4
{mso-level-number-format:bullet;
mso-level-text:;
mso-level-tab-stop:3.5in;
mso-level-number-position:left;
margin-left:3.5in;
text-indent:-.25in;
mso-ansi-font-size:10.0pt;
font-family:Symbol;}
@list l0:level5
{mso-level-number-format:bullet;
mso-level-text:;
mso-level-tab-stop:4.0in;
mso-level-number-position:left;
margin-left:4.0in;
text-indent:-.25in;
mso-ansi-font-size:10.0pt;
font-family:Symbol;}
@list l0:level6
{mso-level-number-format:bullet;
mso-level-text:;
mso-level-tab-stop:4.5in;
mso-level-number-position:left;
margin-left:4.5in;
text-indent:-.25in;
mso-ansi-font-size:10.0pt;
font-family:Symbol;}
@list l0:level7
{mso-level-number-format:bullet;
mso-level-text:;
mso-level-tab-stop:5.0in;
mso-level-number-position:left;
margin-left:5.0in;
text-indent:-.25in;
mso-ansi-font-size:10.0pt;
font-family:Symbol;}
@list l0:level8
{mso-level-number-format:bullet;
mso-level-text:;
mso-level-tab-stop:5.5in;
mso-level-number-position:left;
margin-left:5.5in;
text-indent:-.25in;
mso-ansi-font-size:10.0pt;
font-family:Symbol;}
@list l0:level9
{mso-level-number-format:bullet;
mso-level-text:;
mso-level-tab-stop:6.0in;
mso-level-number-position:left;
margin-left:6.0in;
text-indent:-.25in;
mso-ansi-font-size:10.0pt;
font-family:Symbol;}
ol
{margin-bottom:0in;}
ul
{margin-bottom:0in;}
--></style><!--[if gte mso 9]><xml>
<o:shapedefaults v:ext="edit" spidmax="1026" />
</xml><![endif]--><!--[if gte mso 9]><xml>
<o:shapelayout v:ext="edit">
<o:idmap v:ext="edit" data="1" />
</o:shapelayout></xml><![endif]--></head><body lang=EN-US link=blue vlink=purple><div class=WordSection1><p class=MsoNormal>If anyone is interested, here are the pictures of the non-FPGA system I was talking about. Acknowledgement: AMRAD folks, HACDC folks, AMSAT folks, NASA folks, who guided me in the design stages from paper to flight hardware. 2012-2015. The design process was necessarily complicated as I had to use my own processor which required me to mature RTOS application (command/telemetry/power functions with four states: Standby, Idle, Run, Fire) before it could be considered for flight, and also provide ground testing/qualification testing procedures to test inter-subsystem control methods for synchronization of the four electric rockets. <a href="https://www.youtube.com/watch?v=B4MWt5OkySk">https://www.youtube.com/watch?v=B4MWt5OkySk</a> was the First Light the year before at NASA/Ames.<o:p></o:p></p><p class=MsoNormal><o:p> </o:p></p><div><div style='border:none;border-top:solid #E1E1E1 1.0pt;padding:3.0pt 0in 0in 0in'><p class=MsoNormal><b>From:</b> samudra.haque@gmail.com <samudra.haque@gmail.com> <br><b>Sent:</b> Saturday, March 14, 2020 4:38 PM<br><b>To:</b> 'Terry N4TLF' <n4tlf@wb4jfi.com>; 'Martin' <dcmk1mr2@gmail.com><br><b>Cc:</b> 'Tacos' <tacos@amrad.org><br><b>Subject:</b> RE: anyone with a entry level FPGA development board (VHDL support) they don't need?<o:p></o:p></p></div></div><p class=MsoNormal><o:p> </o:p></p><p class=MsoNormal>Wow, I am learning a lot thanks to Taco’s forums. I regret not paying attention to FPGA world earlier. I just sat through 30 minutes of a free training course on Intel’s website: and a wholesome review of a tutorial using the flow chart shown below – and it would I am most sure at this point, be easy for me to replicate my manually designed electric rocket subsystem (see pics from 2015) control system, into an FPGA version down to the 10 uS synthetic reprogrammable timebase I had to design, to validate my multi-rocket synchronization routines – I honestly was just paying attention to the physics, and not to the EE techniques then. <o:p></o:p></p><p class=MsoNormal><o:p> </o:p></p><p class=MsoNormal>Back then I was using Netburner hardware, and wholly customized PCB, with IGBT power switches and ~40 amp transient discharges from an inductive energy storage system I calculated manually. Well --- an FPGA containing a soft-core MCU, some external switches, RTOS application (the same possibly that I used in the RTOS of Netburner environment) and some barebones serial comms seem to be practical to implement with these methods, …. And I may be able to develop new control processes and drive other elements .. without much delay ! Perhaps even use the onboard NIOS II DSP section to do mod/demod ? BTW, I liked the training material 100 and 200 level FPGA courses on the intel website, free with registration. Like: <a href="https://www.intel.com/content/www/us/en/programmable/support/training/catalog.html?keywords=nios">https://www.intel.com/content/www/us/en/programmable/support/training/catalog.html?keywords=nios</a><o:p></o:p></p><p class=MsoNormal><o:p> </o:p></p><p class=MsoNormal><o:p> </o:p></p><p class=MsoNormal><img border=0 width=1227 height=669 style='width:12.7833in;height:6.9666in' id="_x0000_i1025" src="cid:image002.jpg@01D5FA21.B7EE9A30"><o:p></o:p></p><p class=MsoNormal><o:p> </o:p></p><div><div style='border:none;border-top:solid #E1E1E1 1.0pt;padding:3.0pt 0in 0in 0in'><p class=MsoNormal><b>From:</b> Terry N4TLF <<a href="mailto:n4tlf@wb4jfi.com">n4tlf@wb4jfi.com</a>> <br><b>Sent:</b> Saturday, March 14, 2020 12:54 PM<br><b>To:</b> <a href="mailto:samudra.haque@gmail.com">samudra.haque@gmail.com</a>; 'Martin' <<a href="mailto:dcmk1mr2@gmail.com">dcmk1mr2@gmail.com</a>><br><b>Cc:</b> 'Tacos' <<a href="mailto:tacos@amrad.org">tacos@amrad.org</a>><br><b>Subject:</b> Re: anyone with a entry level FPGA development board (VHDL support) they don't need?<o:p></o:p></p></div></div><p class=MsoNormal><o:p> </o:p></p><div><div><div><p class=MsoNormal><span style='font-size:10.0pt;font-family:"Arial",sans-serif;color:black'>Here are a couple of books that might be of interest regarding Verilog:<o:p></o:p></span></p></div><div><p class=MsoNormal><span style='font-size:10.0pt;font-family:"Arial",sans-serif;color:black'> <o:p></o:p></span></p></div><div><p class=MsoNormal><span style='font-size:10.0pt;font-family:"Arial",sans-serif;color:black'>This book is interesting, and a little bit different. It doesn’t require actual hardware for most of it’s content. I bought the Kindle version.<o:p></o:p></span></p></div><div><p class=MsoNormal><span style='font-size:10.0pt;font-family:"Arial",sans-serif;color:black'><a href="https://www.amazon.com/Designing-Video-Game-Hardware-Verilog-ebook/dp/B07LD48CTV/ref=sr_1_5?keywords=verilog+book&qid=1584203304&sr=8-5" title="https://www.amazon.com/Designing-Video-Game-Hardware-Verilog-ebook/dp/B07LD48CTV/ref=sr_1_5?keywords=verilog+book&qid=1584203304&sr=8-5">https://www.amazon.com/Designing-Video-Game-Hardware-Verilog-ebook/dp/B07LD48CTV/ref=sr_1_5?keywords=verilog+book&qid=1584203304&sr=8-5</a><o:p></o:p></span></p></div><div><p class=MsoNormal><span style='font-size:10.0pt;font-family:"Arial",sans-serif;color:black'> <o:p></o:p></span></p></div><div><p class=MsoNormal><span style='font-size:10.0pt;font-family:"Arial",sans-serif;color:black'>THe title is accurate: a Concise guide to be sure. Again, not tied to any hardware, and somewhat light on details. Fairly thin.<o:p></o:p></span></p></div><div><p class=MsoNormal><span style='font-size:10.0pt;font-family:"Arial",sans-serif;color:black'><a href="https://www.amazon.com/Verilog-Example-Concise-Introduction-Design/dp/0983497303/ref=sr_1_1?keywords=verilog+book&qid=1584203528&sr=8-1" title="https://www.amazon.com/Verilog-Example-Concise-Introduction-Design/dp/0983497303/ref=sr_1_1?keywords=verilog+book&qid=1584203528&sr=8-1">https://www.amazon.com/Verilog-Example-Concise-Introduction-Design/dp/0983497303/ref=sr_1_1?keywords=verilog+book&qid=1584203528&sr=8-1</a><o:p></o:p></span></p></div><div><p class=MsoNormal><span style='font-size:10.0pt;font-family:"Arial",sans-serif;color:black'> <o:p></o:p></span></p></div><div><p class=MsoNormal><span style='font-size:10.0pt;font-family:"Arial",sans-serif;color:black'>I have the Kindle version of this book. It uses a few specific boards.<o:p></o:p></span></p></div><div><p class=MsoNormal><span style='font-size:10.0pt;font-family:"Arial",sans-serif;color:black'><a href="https://www.amazon.com/Programming-FPGAs-Getting-Started-Verilog-ebook/dp/B01M0F1L5G/ref=sr_1_2?keywords=verilog+book&qid=1584203803&sr=8-2" title="https://www.amazon.com/Programming-FPGAs-Getting-Started-Verilog-ebook/dp/B01M0F1L5G/ref=sr_1_2?keywords=verilog+book&qid=1584203803&sr=8-2">https://www.amazon.com/Programming-FPGAs-Getting-Started-Verilog-ebook/dp/B01M0F1L5G/ref=sr_1_2?keywords=verilog+book&qid=1584203803&sr=8-2</a><o:p></o:p></span></p></div><div><p class=MsoNormal><span style='font-size:10.0pt;font-family:"Arial",sans-serif;color:black'> <o:p></o:p></span></p></div><div><p class=MsoNormal><span style='font-size:10.0pt;font-family:"Arial",sans-serif;color:black'>THis is more expensive, I have the paper version. It has the most of my bookmarks of any book I have. That says it all.<o:p></o:p></span></p></div><div><p class=MsoNormal><span style='font-size:10.0pt;font-family:"Arial",sans-serif;color:black'><a href="https://www.amazon.com/Embedded-Design-Using-Programmable-Arrays/dp/1589094867/ref=sr_1_1?keywords=Embedded+design+using+Programmable&qid=1584204048&sr=8-1" title="https://www.amazon.com/Embedded-Design-Using-Programmable-Arrays/dp/1589094867/ref=sr_1_1?keywords=Embedded+design+using+Programmable&qid=1584204048&sr=8-1">https://www.amazon.com/Embedded-Design-Using-Programmable-Arrays/dp/1589094867/ref=sr_1_1?keywords=Embedded+design+using+Programmable&qid=1584204048&sr=8-1</a><o:p></o:p></span></p></div><div><p class=MsoNormal><span style='font-size:10.0pt;font-family:"Arial",sans-serif;color:black'> <o:p></o:p></span></p></div><div><p class=MsoNormal><span style='font-size:10.0pt;font-family:"Arial",sans-serif;color:black'>There are several other books that I have. Like many other technical references, there is not ONE single book that is best.<o:p></o:p></span></p></div><div><p class=MsoNormal><span style='font-size:10.0pt;font-family:"Arial",sans-serif;color:black'> <o:p></o:p></span></p></div><div><p class=MsoNormal><span style='font-size:10.0pt;font-family:"Arial",sans-serif;color:black'>I have used the Papilio and Digilent FPGA boards (among others) to help me learn most of what I have now forgotten, regarding FPGAs. I now have some newer boards boards based on Zynq FPGAs, such as the Red Pitaya, a MicroZed, and others. These are MUCH more powerful, but also much more complicated. My brain hurts whenever I delve into them.<o:p></o:p></span></p></div><div><p class=MsoNormal><span style='font-size:10.0pt;font-family:"Arial",sans-serif;color:black'> <o:p></o:p></span></p></div><div><p class=MsoNormal><span style='font-size:10.0pt;font-family:"Arial",sans-serif;color:black'>73, Terry, N4TLF<o:p></o:p></span></p></div><div><p class=MsoNormal><span style='font-size:10.0pt;font-family:"Arial",sans-serif;color:black'> <o:p></o:p></span></p></div><div><div><div><p class=MsoNormal><span style='font-size:10.0pt;font-family:"Tahoma",sans-serif;color:black'> <o:p></o:p></span></p></div><div><div><p class=MsoNormal style='background:whitesmoke'><b><span style='font-size:10.0pt;font-family:"Tahoma",sans-serif;color:black'>From:</span></b><span style='font-size:10.0pt;font-family:"Tahoma",sans-serif;color:black'> <a href="mailto:samudra.haque@gmail.com">samudra.haque@gmail.com</a> <o:p></o:p></span></p></div><div><p class=MsoNormal style='background:whitesmoke'><b><span style='font-size:10.0pt;font-family:"Tahoma",sans-serif;color:black'>Sent:</span></b><span style='font-size:10.0pt;font-family:"Tahoma",sans-serif;color:black'> Friday, March 13, 2020 8:42 PM<o:p></o:p></span></p></div><div><p class=MsoNormal style='background:whitesmoke'><b><span style='font-size:10.0pt;font-family:"Tahoma",sans-serif;color:black'>To:</span></b><span style='font-size:10.0pt;font-family:"Tahoma",sans-serif;color:black'> 'Martin' <o:p></o:p></span></p></div><div><p class=MsoNormal style='background:whitesmoke'><b><span style='font-size:10.0pt;font-family:"Tahoma",sans-serif;color:black'>Cc:</span></b><span style='font-size:10.0pt;font-family:"Tahoma",sans-serif;color:black'> 'Tacos' <o:p></o:p></span></p></div><div><p class=MsoNormal style='background:whitesmoke'><b><span style='font-size:10.0pt;font-family:"Tahoma",sans-serif;color:black'>Subject:</span></b><span style='font-size:10.0pt;font-family:"Tahoma",sans-serif;color:black'> RE: anyone with a entry level FPGA development board (VHDL support) they don't need?<o:p></o:p></span></p></div></div></div><div><p class=MsoNormal><span style='font-size:12.0pt;color:black'> <o:p></o:p></span></p></div></div><div><p class=MsoNormal><span style='color:black'>Hi Martin, thanks for the tip. I went looking for the board you recommended from Lattice (it’s offered at a good price) but if I am not mistaken, it doesn’t have any peripherals such as switches for onboard experiments? The photos show it comes with LEDs, but no switches.<o:p></o:p></span></p><p class=MsoNormal><span style='color:black'> <o:p></o:p></span></p><p class=MsoNormal><span style='color:black'>Then I went looking for the icestorm documentation and it seems they ship from UK (the blackice boards) so despite those development boards being chock full of accessories for experimentation, the shipping delay and cost sort of makes it expensive.<o:p></o:p></span></p><p class=MsoNormal><span style='color:black'> <o:p></o:p></span></p><p class=MsoNormal><span style='color:black'>So, randomly I searched and came across (comments requested) <b>for about $43.85 total with shipping</b>:<o:p></o:p></span></p><p class=MsoNormal><span style='color:black'> <o:p></o:p></span></p><p class=MsoNormal><span style='color:black'><a href="https://www.ebay.com/itm/STEP-MAX10-Intel-Altera-FPGA-development-board/143318504573?hash=item215e72d47d%3Ag%3AlcQAAOSwARpdGDCw&LH_BO=1">https://www.ebay.com/itm/STEP-MAX10-Intel-Altera-FPGA-development-board/143318504573?hash=item215e72d47d%3Ag%3AlcQAAOSwARpdGDCw&LH_BO=1</a><o:p></o:p></span></p><p class=MsoNormal><span style='color:black'> <o:p></o:p></span></p><p class=MsoNormal><span style='color:black'>and according to the website <a href="http://www.stepfpga.org/step-max10-development-board/">http://www.stepfpga.org/step-max10-development-board/</a> it is fully supported by:<o:p></o:p></span></p><p class=MsoNormal><span style='color:black'> <o:p></o:p></span></p><p class=MsoNormal style='margin-left:.5in'><span style='color:black'>Altera MAX10 FPGA: 10M02/10M08<o:p></o:p></span></p><p class=MsoNormal style='margin-left:.5in'><span style='color:black'>On board USB Blaster programming circuit<o:p></o:p></span></p><p class=MsoNormal style='margin-left:.5in'><span style='color:black'>2-character 7-segment display<o:p></o:p></span></p><p class=MsoNormal style='margin-left:.5in'><span style='color:black'>Two RGB LEDs<o:p></o:p></span></p><p class=MsoNormal style='margin-left:.5in'><span style='color:black'>Four switches<o:p></o:p></span></p><p class=MsoNormal style='margin-left:.5in'><span style='color:black'>Four push buttons<o:p></o:p></span></p><p class=MsoNormal style='margin-left:.5in'><span style='color:black'>Eight user LEDs<o:p></o:p></span></p><p class=MsoNormal style='margin-left:.5in'><span style='color:black'>Power from MicroUSB connector<o:p></o:p></span></p><p class=MsoNormal style='margin-left:.5in'><span style='color:black'>40 pins DIP connector with 36 User I/Os<o:p></o:p></span></p><p class=MsoNormal><span style='color:black'> <o:p></o:p></span></p><p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;margin-left:0in;text-indent:-.25in;mso-list:l0 level1 lfo2;background:white'><![if !supportLists]><span style='font-size:10.0pt;font-family:Symbol;color:#1A1A1A'><span style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'> </span></span></span><![endif]><span style='font-size:12.0pt;font-family:"Georgia",serif;color:#1A1A1A'><a href="https://github.com/stepfpga/STEP-MAX10/blob/master/docs/STEP-MAX10%20Hardware%20Manual%201.0.pdf"><span style='color:#686868'>STEP-MAX10 Hardware Manual 1.0</span></a><o:p></o:p></span></p><p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;margin-left:0in;text-indent:-.25in;mso-list:l0 level1 lfo2;background:white'><![if !supportLists]><span style='font-size:10.0pt;font-family:Symbol;color:#1A1A1A'><span style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'> </span></span></span><![endif]><span style='font-size:12.0pt;font-family:"Georgia",serif;color:#1A1A1A'><a href="https://github.com/stepfpga/STEP-MAX10/blob/master/docs/STEP-MAX10%20Software%20Manual%201.0.pdf"><span style='color:#007ACC'>STEP-MAX10 Software Manual 1.0</span></a><o:p></o:p></span></p><p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;margin-left:0in;text-indent:-.25in;mso-list:l0 level1 lfo2;background:white'><![if !supportLists]><span style='font-size:10.0pt;font-family:Symbol;color:#1A1A1A'><span style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'> </span></span></span><![endif]><span style='font-size:12.0pt;font-family:"Georgia",serif;color:#1A1A1A'><a href="https://pan.baidu.com/s/1guMNzIYx2Q4sUGhQ1pSUvg"><span style='color:#007ACC'>STEP-MAX10 Source Code</span></a><o:p></o:p></span></p><p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;margin-left:0in;text-indent:-.25in;mso-list:l0 level1 lfo2;background:white'><![if !supportLists]><span style='font-size:10.0pt;font-family:Symbol;color:#1A1A1A'><span style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'> </span></span></span><![endif]><span style='font-size:12.0pt;font-family:"Georgia",serif;color:#1A1A1A'><a href="https://github.com/stepfpga/STEP-MAX10/blob/master/docs/STEP-MAX10%20Schematic.pdf"><span style='color:#007ACC'>STEP-MAX10 Schematic diagram</span></a><o:p></o:p></span></p><p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto;margin-left:0in;text-indent:-.25in;mso-list:l0 level1 lfo2;background:white'><![if !supportLists]><span style='font-size:10.0pt;font-family:Symbol;color:#1A1A1A'><span style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'> </span></span></span><![endif]><span style='font-size:12.0pt;font-family:"Georgia",serif;color:#1A1A1A'><a href="http://fpgasoftware.intel.com/?edition=pro"><span style='color:#007ACC'>Software&Tools</span></a><o:p></o:p></span></p><p class=MsoNormal><span style='color:black'>The software suite is … Altera (Microsoft) Quartus Prime Lite, which includes ModelSim for soft logic analyzer waveform output … and supports Verilog and VHDL. I think that could be ok for mid-level developers, right?<o:p></o:p></span></p><p class=MsoNormal><span style='color:black'> <o:p></o:p></span></p><p class=MsoNormal><span style='color:black'>But since the documentation says “<b>On board JTAG programming circuit</b>”, is an actual JTAG gadget still necessary for this device, or is that functionality already included somehow?<o:p></o:p></span></p><p class=MsoNormal><span style='color:black'> <o:p></o:p></span></p><p class=MsoNormal><span style='color:black'><img border=0 width=717 height=478 style='width:7.4666in;height:4.9833in' id="Picture_x0020_1" src="cid:image004.jpg@01D5FA21.4EB99E70"><o:p></o:p></span></p><p class=MsoNormal><span style='color:black'> <o:p></o:p></span></p><p class=MsoNormal><span style='color:black'> <o:p></o:p></span></p><p class=MsoNormal><b><span style='color:black'>From:</span></b><span style='color:black'> Martin <<a href="mailto:dcmk1mr2@gmail.com">dcmk1mr2@gmail.com</a>> <br><b>Sent:</b> Friday, March 13, 2020 7:26 PM<br><b>To:</b> Samudra Haque <<a href="mailto:samudra.haque@gmail.com">samudra.haque@gmail.com</a>><br><b>Cc:</b> Tacos <<a href="mailto:tacos@amrad.org">tacos@amrad.org</a>><br><b>Subject:</b> Re: anyone with a entry level FPGA development board (VHDL support) they don't need?<o:p></o:p></span></p><p class=MsoNormal><span style='color:black'> <o:p></o:p></span></p><div><p class=MsoNormal><span style='color:black'>You might want to take a look at <a href="https://www.amazon.com/LATTICE-SEMICONDUCTOR-ICE40HX1K-STICK-EVN-Evaluation-iCE40HX1K/dp/B00R3QU9K0">https://www.amazon.com/LATTICE-SEMICONDUCTOR-ICE40HX1K-STICK-EVN-Evaluation-iCE40HX1K/dp/B00R3QU9K0</a> for a board and do a google search for Windows iceStorm support. The are more expensive FPGAs from Intel/Altera amd Xilinx but the tool chains are awful.<o:p></o:p></span></p><div><p class=MsoNormal><span style='color:black'> <o:p></o:p></span></p></div><div><p class=MsoNormal><span style='color:black'>You also might want to check to see if you really want to invest in VHDL or if Verilog might be better for your needs. It doesn't hurt to know both but Verilog is more like C and is less trouble to learn.<o:p></o:p></span></p></div><div><p class=MsoNormal><span style='color:black'> <o:p></o:p></span></p></div><div><p class=MsoNormal><span style='color:black'>Learning to simulate is a really import skill for FPGA development so you can get started with that before you have hardware.<o:p></o:p></span></p></div><div><p class=MsoNormal><span style='color:black'> <o:p></o:p></span></p></div><div><p class=MsoNormal><span style='color:black'>73 Martin W6MRR<o:p></o:p></span></p></div></div><p class=MsoNormal><span style='color:black'> <o:p></o:p></span></p><div><div><p class=MsoNormal><span style='color:black'>On Fri, Mar 13, 2020 at 3:50 PM <<a href="mailto:samudra.haque@gmail.com">samudra.haque@gmail.com</a>> wrote:<o:p></o:p></span></p></div><blockquote style='border:none;border-left:solid #CCCCCC 1.0pt;padding:0in 0in 0in 6.0pt;margin-left:4.8pt;margin-top:5.0pt;margin-right:0in;margin-bottom:5.0pt'><div><div><p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto'><span style='color:black'>I would like to do an experiment with an FPGA development board. I’m looking for something with pinouts or with a switch + LED; My experience with VHDL is very limited. I will be using Windows 10 for my development environment. <o:p></o:p></span></p><p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto'><span style='color:black'> <o:p></o:p></span></p><p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto'><span style='color:black'>If anyone has a board they don’t need, would you be willing to sell it at a Tippy’s Taco’s meetup to me? Send me the product manufacturer part number and your ask to <a href="mailto:samudra.haque@gmail.com">samudra.haque@gmail.com</a>. <o:p></o:p></span></p><p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto'><span style='color:black'> <o:p></o:p></span></p><p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto'><span style='color:black'>Also, if I had no FPGA board, is there a emulator environment that I can compile the code and get a testbench / diagram of the signals? At least I could begin coding / developing the framework right away.<o:p></o:p></span></p><p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto'><span style='color:black'> <o:p></o:p></span></p><p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto'><span style='color:black'>73 de Samudra N3RDX<o:p></o:p></span></p></div></div><p class=MsoNormal><span style='color:black'>_______________________________________________<br>Tacos mailing list<br><a href="mailto:Tacos@amrad.org">Tacos@amrad.org</a><br><a href="https://lists.amrad.org/mailman/listinfo/tacos" target="_blank">https://lists.amrad.org/mailman/listinfo/tacos</a><o:p></o:p></span></p></blockquote></div><div class=MsoNormal align=center style='text-align:center'><span style='font-size:12.0pt;color:black'><hr size=2 width="100%" align=center></span></div><p class=MsoNormal><span style='font-size:12.0pt;color:black'>_______________________________________________<br>Tacos mailing list<br><a href="mailto:Tacos@amrad.org">Tacos@amrad.org</a><br><a href="https://lists.amrad.org/mailman/listinfo/tacos">https://lists.amrad.org/mailman/listinfo/tacos</a><o:p></o:p></span></p></div></div></div></div></body></html>